



FPGA Design of Effective Detection Low Power Architecture for Recycled ICs

¹J. Varsha, ²D. Bakialakshmi

¹Assistant Professor, ²Assistant Professor

¹Department of Electronics and Communication Engineering

¹Unnamalai Institute of Technology, Kovilpatti, India

Abstract : The counterfeiting and exercise of integrated circuits (ICs) became major problems in recent years, doubtless impacting the safety and dependableness of electronic systems sure for military, financial, or alternative crucial applications. With identical practicality and packaging, it'd be very troublesome to differentiate recycled ICs from unused ICs. In this paper, two varieties of on-chip light-weight sensors area unit planned to identify recycled ICs by measurement circuit usage time once utilized in the sector. Recycled ICs detection supported aging in Ring Oscillators (ROs-based) and Anti-Fuse (AF-based) square measure the two techniques given during this paper. The planned methodology is meant mistreatment Verilog compound, simulated mistreatment Modalism and synthesized pattern Xilinx code.

IndexTerms - Component,formatting,style,styling,insert RO-Based Sensor, CAF-Based Sensor, SAF-Based Sensor.

I. INTRODUCTION

The counterfeiting of integrated circuits (ICs) is on the increase, probably impacting the safety of a good type of electronic systems. A counterfeit element is outlined as an electronic half that is not real as a result of it : 1) It is an unauthorized copy; 2) It doesn't change to original element makers style, model, or performance or both; 3) It is not made by the initial element makers or is made by unauthorized contractors; 4) is AN off-specification, defective, or used original element manufacturers' product sold-out as new or working; 5) has incorrect or false markings and/or documentation. The workplace of Technology analysis, a part of the U.S. Department of Commerce, reported over 10,000 incidents involving the marketing of used or defective ICs from 2005 to 2008 alone, the number of reported incidents of used ICs being sold-out as new or remarked as higher grade is far larger than different kinds of counterfeits. It was rumored in this used or defective product thought-about 80%–90% of all counterfeits being oversubscribed worldwide with such estimate on the proportion of used ICs being oversubscribed, and therefore the numbers about semiconductor sales and counterfeiting normally bestowed in, it may well be attainable that the intentional sale of used or defective chips within the semiconductor market may have thought-about regarding \$15 billion of all semiconductor sales in 2008 alone. This range may really be a lot of larger as several of the counterfeit ICs go undetected and area unit getting used in systems nowadays. Additionally, from the trends shown in counsel that this range is just about to increase over time. These used or defective ICs enter the market once electronic recyclers divert scrapped circuit boards removed from their selected place of disposal for the needs of removing and reselling the ICs on those boards. As the utilization method sometimes involves a high-temperature atmosphere to get rid of ICs from boards, there are a unit many security problems related to these ICs: 1) a second user IC will act as a ticking time bomb because it doesn't meet the specification of the unused (new) ICs associated 2) an someone will embody extra die on high of the recycled die carrying a back-door attack, sabotaging circuit practicality underneath bound conditions, or inflicting denial of service. Therefore, it's very important that we tend to stop these recycled ICs from coming into essential infrastructures, aerospace, medical, and defense offer chains. In this paper, the term recycled ICs is employed to denote used ICs being sold as new or remarked as higher grades. The terms unused ICs and new ICs represent the ICs that are spanking new. On the opposite hand, most ICs utilized in the sector don't seem to be turned on all the time. Contemplate associate degree IC utilized in a telephone, for example, the telephone could solely be steam-powered on throughout the day for a few amounts. The important (power-on) usage time of the IC would be abundantly shorter than the usage time with power off intervals. In this paper, the term usage time is employed to represent the accumulated power-on time albeit the IC is employed intermittently.

II. DETECTION OF RECYCLED ICs

The major distinction between recycled ICs and unused ICs is that recycled ICs are already used and seasoned aging, as they are off from their original boards and resold in the market. Aging effects, like negative-bias temperature instability (NBTI) and hot-carrier injection (HCI), would have influenced the performance of the recycled ICs because of the modification in threshold voltage.

In this paper two techniques are proposed using light-weight sensors (RO-based and AF-based) to assist with the detection of recycled ICs. RO-based detector is predicated on the aging variations between two ROs to record the usage time of ICs. RO based sensor doesn't need any memory component to store the usage time because it is hidden within the degraded artificial language frequency because of aging. AF-based sensors count the system clock or the shift activity of signals within the style and store the usage time in AF OTP block.

2.1 RO-Based Sensor

Our main objectives in coming up with the RO-based detector are as follows:

- 1) The detector should age at a high rate to assist sight ICs used for a brief period
- 2) The detector should expertise no aging or negligible aging throughout producing test
- 3) The impact of method variations and temperature on RO-based detector should be minimal.
- 4) The detector should be resilient to attacks.
- 5) Finally, the live methodologies must be done victimization cheap instrumentality and be in no time and easy.

An embedded RO, these recycled ICs might be known supported its frequency, which can be not up to that of a replacement IC. There are, however, several parameters impacting the frequency of an RO, like temperature and method variations.




Figure 3.1 Structural Design of RO Based Sensor

RO-based device uses a reference RO and a stressed RO to separate the aging effects from process and environmental variations. The structure of our RO-based device consists of a manner module, a reference RO, a stressed RO, a MUX, a timer, and a counter showing in this figure 3.1. The counter measures the cycle count of the two RO's throughout a prespecified time, which is controlled by the timer. System clock is employed within the timer to attenuate the measuring amount variations due to circuit aging. The electronic device (MUX) selects that RO goes to be measured and is controlled by the ROSEL signal. The reference and stressed ROs unit of measurement identical; every unit of measurement composed of HVT elements.

The inverters in could be replaced by the opposite sorts of gates (NAND, NOR, etc.,) providing they construct an RO. I tend to use smaller stage ROs in our RO-based device considering the counter's measuring speed limits given a technology. For instance, in our 90-nm technology, a 16-bit counter will operate beneath frequency of up to 1 GHz; an inverter-based RO of a minimum of twenty-one stages is then needed.

2.2 i) CAF-Based Sensor

The structure of the CAF-based sensing element that consists of two counters a data read module, an adder, and an AF OTP memory block. Sys_clk within the Figure 3.2 is that the high-frequency system clock, providing clock for various modules as well as the information browse module, the AF block, and registers. Counter1 is employed to divide the high- frequency system clock to a lower frequency signal; Counter2 is employed to live the cycle count of the lower frequency signal.




Figure 3.2 Structural Design of CAF Based Sensor

The size of the two counters is adjusted consequently betting on the measurement scale (T_s : the measure reportable by the sensor) and the total activity time (T_{total}). For instance, if T_s is 1 h and T_{total} is one year supporting the specification of an IC, a 38-bit counter1 can meet the need to count the usage time from 20 ns (assume system clock = 50 MHz) to one h and a one4-bit counter2 can count the usage from 1 h to 8760 h (one year). Because the information kept in registers (counters) may well be lost or reset once power provide is off, non eradicable memory is needed during this detector. AN embedded AF OTP block is employed rather than a field-programmable memory board (FPRM) to store the usage time info because of FPRM may well be tampered or altered by attackers. Within the AF block, program is assigned to be one_b1 if the worth in counter2 will increase by 1. Through connecting the output of counter2 to deal with within the AF block directly, the connected AF cell is going to be programmed as one. Therefore, the biggest address of the cell whose content is one are going to be the usage time of CUT supported the activity scale setup by counter1. From the higher than description, the dimensions of the AF block are going to be reduced victimization two counters.

2.2 ii) SAF-Based Sensor

With 2 counters, the area overhead of CAF-based sensor element may still be thought of massive for smaller styles. To scale back the area overhead, we tend to propose SAF-based sensing element supported signals switch activity (SW). Comparing with the structure of SAF-based sensing element showing in the Figure 3.3 is analogous to it of CAF-based sensing element.

The distinction is that CAF-based sensing element counts the cycle of system clock to record the usage time of ICs, whereas SAF-based sensing element counts the switch activity (positive edge) of an explicit variety of nets within the style. With simulations, an explicit variety of nets square measure selected to be the input of a logic gate.




Figure 3.3 Structural Design of SAF Based Sensor

The rule of nets choice is that the switching activity of the output of the AND gate should meet the necessity of the activity scale, as an example if T_s is 1 h, one in all the alternatives may well be four nets with $SW(N_1) = 30/60$ min, $SW(N_2) = 24/60$ min, $SW(N_3) = 25/60$ min, and $SW(N_4) = 24/60$ min, severally. With completely different practical inputs, the SW, however, may well be considerably completely different. Therefore solely the signals with consistent point beneath completely different inputs area unit chosen after we style a SAF-based detector. From the analysis, internet choice may well be adjusted supported completely different styles and activity scales. Then, the positive pulse of the output of the AND gate (SS signal) are going to be counted by counter2 within the detector.




Figure 3.4 Simulation Screenshot of RO Based Sensor




Figure 3.5 Simulation Screenshot of SAF Base

III. CONCLUSION

The Counterfeiting and use of ICs area unit detected victimization low power design that is predicated on 2 techniques victimization lightweight on-chip sensors. Initial technique uses RO based mostly sensing element. During this design is employed to spot the aging victimization reference and therefore the stressed ROs sensing element. Aging is calculated by the frequency distinction between the reference and therefore the stressed ROs sensing element. it's created the simple identification of recycled ICs attainable. Here victimization inverter based ROs sensing element is employed to scale back the quality of the design and conjointly consume less power. It sensing element provides solely associate degree approximation of the usage time in an exceedingly style of aging within the stressed RO.

Second technique uses two different types of AF based sensor. They are CAF and SAF based sensor, the usage time of IC stored in the AF memory using AF based sensors could show how long an IC had been

used and antifuse method fused the content are identified in the recycled IC. These techniques provide a more accurate usage time and identify recycled ICs that are only used for a very short period because of the small measurement scale. The area overhead of the CAF based sensor reduced by using SAF based sensor in this method the switching activity only positive edge of a certain number of nets in the design are counted and record the usage time of the ICs. So, the usage time and power are reduced using low power architecture.

In the future using Sequential Optimization Algorithm to efficiently detect the counterfeits and recycled IC for low power applications.

REFERENCES

- [1] (2010). Bureau of Industry and Security, U.S. Department of Commerce. Defense Industrial Base Assessment: Counterfeit Electronics [Online]. Available: http://www.bis.doc.gov/defenseindustrialbaseprograms/osies/defmarketresearchrpts/final_counterfeit_electronics_report.pdf
- [2] Businessweek. (2008). Dangerous Fakes, New York, NY, USA [Online]. Available: http://www.businessweek.com/magazine/content/08_41/b4103034193886.htm
- [3] L. W. Kessler and T. Sharpe. (2010). Faked Parts Detection [Online]. Available: <http://www.circuitsassembly.com/cms/component/content/article/159/9937-smt>
- [4] J. Stradley and D. Karraker, "The electronic part supply chain and risks of counterfeit parts in defense applications," *IEEE Trans. Compon. Packag. Technol.*, vol. 29, no. 3, pp. 703–705, Sep. 2006.
- [5] Military Times. (2011). Officials: Fake Electronics Ticking Time Bombs, San Diego, CA, USA [Online]. Available: <http://www.militarytimes.com/news/2011/11/ap-fake-electronics-ticking-time-bomb-110811/>
- [6] Tezzaron Semiconductor. (2008). 3D-ICs and Integrated Circuit Security, Naperville, IL, USA [Online]. Available: http://www.tezzaron.com/about/papers/3D-ICs_and_Integrated_Circuit_Security.pdf
- [7] (2011). The Shocking Truth about Electronic Component Counterfeiting [Online]. Available: <http://www.combatcounterfeits.com/gallery>.
- [8] (2009). Counterfeit Electronic Parts; Avoidance, Detection, Mitigation, and Disposition [Online]. Available: <http://standards.sae.org/as5553/>
- [9] X. Zhang and M. Tehranipoor, "Identification of recovered ICs using fingerprints from a light-weight on-chip sensor," in *Proc. Design Autom. Conf.*, 2012, pp. 703–708.
- [10] X. Zhang and M. Tehranipoor, "Path-delay fingerprinting of identification of recovered ICs," in *Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst.*, Oct. 2012, pp. 13–18.
- [11] M. Tehranipoor and C. Wang, *Introduction to Hardware Security and Trust*. New York, NY, USA: Springer-Verlag, 2011.
- [12] K. Lofstrom, W. R. Daasch, and D. Taylor, "IC identification circuit using device mismatch," in *IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2000, pp. 370–371.
- [13] R. Pappu, "Physical one-way functions," Ph.D. dissertation, Dept. Media Arts Sci., Cambridge, MA, USA, 2001.
- [14] G. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in *Proc. 44th ACM/IEEE Design Autom. Conf.*, Jun. 2007, pp. 9–14.
- [15] E. Ozturk, G. Hammouri, and B. Sunar, "Physical unclonable function with tristate buffers," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 3194–3197.
- [16] A. Maiti and P. Schaumont, "Improved ring oscillator PUF: An FPGAfriendly secure primitive," *IACR J. Cryptol., Special Issue Secure Hardw.*, vol. 24, no. 2, pp. 375–397, 2011.
- [17] (2011). F. Koushanfar. Hardware Metering: A Survey [Online]. Available: <http://aceslab.org/sites/default/files/05-fk-metering.pdf>
- [18] J. Roy, F. Koushanfar, and I. Markov, "EPIC: Ending piracy of integrated circuits," in *Proc. Proc. Conf. Design, Autom. Test Eur.*, 2008, pp. 1069–1074.
- [19] A. Baumgarten, A. Tyagi, and J. Zambreno, "Preventing IC piracy using reconfigurable logic barriers," *IEEE Design Test Comput.*, vol. 27, no. 1, pp. 66–75, Jan.–Feb. 2010.
- [20] T. Kim, R. Persaud, and C. H. Kim, "Silicon odometer: An onchip reliability monitor for measuring frequency degradation of digital circuits," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 974–880, Apr. 2008.
- [21] J. Keane, X. Wang, D. Persaud, and C. H. Kim, "An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDDB," *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 817–829, Apr. 2010.