Paper Title

INTEGRATION OF OPTIMIZERS FOR AUTOMATED FLOOR PLANNING SYSTEM IN VLSI DESIGN

Authors

R.Jeyarohini , K.R.Aravind britto

Keywords

Abstract

The practical investigation on floor planning (FP) on VLSI using constrained technique is the main emphasis of the submitted work. The main objectives of physical design automation for VLSI physical chip optimizing designs are area and connection length reduction. Reducing the area and connecting length aims to reduce the size of the integrated chip. The aforementioned purpose and the above objective require the identification of the best strategy for physical design elements like floor planning (FP). These are not sufficiently produced by the previous procedures. As a result, the restricted optimization of the integrated dolphin prey search simulated annealing (IDPSA) algorithm is used in this research to suggest an optimal partitioning and FP for the VLSI circuit design. The objective of the IDPSA algorithm for reducing the area for FP and the wire length in FP has an infinite impact on other parameters, including power and speed. Highly sophisticated Electronic Design Automation (EDA) tools are being used to implement new and complex systems. The recently introduced SA method is used to estimate the size of several benchmark circuits, such as ISCAS8574x series circuits. When compared to the previous techniques, the suggested IDPSA algorithm achieves smaller area, lower latency, and lower power consumption.

How To Cite

"INTEGRATION OF OPTIMIZERS FOR AUTOMATED FLOOR PLANNING SYSTEM IN VLSI DESIGN ", IJNRD - INTERNATIONAL JOURNAL OF NOVEL RESEARCH AND DEVELOPMENT (www.IJNRD.org), ISSN:2456-4184, Vol.9, Issue 10, page no.a885-a897, October-2024, Available :https://ijnrd.org/papers/IJNRD2410096.pdf

Issue

Volume 9 Issue 10, October-2024

Pages : a885-a897

Other Publication Details

Paper Reg. ID: IJNRD_301097

Published Paper Id: IJNRD2410096

Downloads: 00038

Research Area: Science and Technology

Country: Dindigul, Tamilnadu, India

Published Paper PDF: https://ijnrd.org/papers/IJNRD2410096

Published Paper URL: https://ijnrd.org/viewpaperforall?paper=IJNRD2410096

DOI: http://doi.one/10.1729/Journal.41966

About Publisher

ISSN: 2456-4184 | IMPACT FACTOR: 8.76 Calculated By Google Scholar | ESTD YEAR: 2016

An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 8.76 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator

Publisher: IJNRD (IJ Publication) Janvi Wave

Article Preview

academia
publon
sematicscholar
googlescholar
scholar9
maceadmic
Microsoft_Academic_Search_Logo
elsevier
researchgate
ssrn
mendeley
Zenodo
orcid
sitecreex